Fermi Level Interactive Calculator

If you're designing something like a solar cell, MOSFET, or thermoelectric module, you need to pin down the Fermi level relative to the band edges. That determines your carrier concentrations and almost everything else about the device's electrical behavior. The calculator on this page will help you figure out Fermi level position, carrier counts, and the most common semiconductor parameters if you know basic material and doping details. It's as central for picking transistor specs as for making a solar cell work efficiently. On this page, you'll find the working equations, a complete example, some technical context, and a Q&A covering details you might run into.

What is the Fermi Level?

The Fermi level is the energy where an electron has a 50% chance of being found in the material. In semiconductors, the distance between this level and the conduction or valence bands tells you how many electrons and holes are free to contribute to current flow.

Simple Explanation

You can picture the Fermi level like a waterline inside a tank. Electrons fill energy states upwards from the bottom, and the Fermi level marks the stop point at absolute zero. Doping (adding impurities) or increasing temperature shifts this level up or down, changing how many carriers are mobile. If the waterline—your Fermi level—is close to the conduction band, you'll have a lot of free electrons ready to move charge.

📐 Browse all 1000+ Interactive Calculators

How to Use This Calculator

1. Select your Calculation Mode from the dropdown — choose from intrinsic, n-type, p-type, Fermi level position, carrier concentrations, or bandgap.
2. Enter Temperature (K) and Bandgap E_g (eV), then fill in the additional fields that appear for your selected mode — such as N_c, N_v, donor or acceptor concentration, intrinsic carrier concentration, or Fermi position.
3. Use the "Try Example" button to load a pre-filled silicon scenario if you want to see typical values before entering your own.
4. Click Calculate to see your result.

Energy Band Diagram

Fermi Level Calculator

<> Embed this calculator → <> Embed this animation calculator →

Governing Equations

Use the formula below to calculate intrinsic carrier concentration.

Use the formula below to calculate intrinsic Fermi level position.

Use the formula below to calculate Fermi level in a doped semiconductor.

Use the formula below to calculate the mass action law relationship.

Use the formula below to calculate carrier concentrations from doping levels.

Simple Example

If you have n-type silicon at 300 K with doping N_d = 1×10¹⁶ cm⁻³, density of states N_c = 2.8×10¹⁹ cm⁻³, N_v = 1.04×10¹⁹ cm⁻³, and a bandgap E_g = 1.12 eV:

• Intrinsic carrier concentration: n_i ≈ 1.45×10¹⁰ cm⁻³
• Electron concentration: n ≈ N_d ≈ 1×10¹⁶ cm⁻³
• Hole concentration: p = n_i²/n ≈ 2.1×10⁴ cm⁻³
• Fermi level shift: E_F − E_i = kT × ln(10¹⁶ / 1.45×10¹⁰) ≈ +0.347 eV above intrinsic

Theory & Practical Applications

The Fermi level tells you the electron chemical potential in the semiconductor, so it sets the carrier numbers, how junctions behave, and how current actually moves. In semiconductors, you don't get electrons packed into distinct levels; instead, you get a statistical distribution (Fermi-Dirac) where the Fermi level sits at the 50% occupation energy. Where that level sits is what you need to know for building circuits—every modern device from a logic gate to a power FET or solar cell is designed around where you set your Fermi level by doping and structure.

Intrinsic Semiconductors and Thermal Generation

In a pure (intrinsic) semiconductor, if you cool to absolute zero, all states below the valence band are filled; the conduction band is empty—no conduction is possible. If you raise the temperature, a fraction of electrons get enough energy to jump the bandgap. Every electron promoted leaves behind a hole, so n = p (carriers are matched). The intrinsic Fermi level E_Fi is close to the middle of the bandgap, but slightly offset because electrons and holes have different effective masses—and therefore different densities of states. For silicon, this offset is only about 13 meV at room temperature, so E_Fi is just above midgap. It's not a big deal in most practical cases, but don't ignore it if you're working on precision circuits or sensor design.

The number of intrinsic carriers n_i changes exponentially with temperature—if you bump silicon by 10°C near room temp, n_i jumps by around 7%. That means temperature changes can really swing your leakage currents and device characteristics. For instance, n_i in silicon is about 1.45×10¹⁰ cm⁻³ at 300 K, but shoot up to 2.3×10¹² cm⁻³ at 400 K—over 100× more. If you're designing for elevated temperature, consider wide bandgap materials like gallium arsenide; with a larger E_g, n_i stays low even when things get hot.

Gallium arsenide's larger bandgap (1.42 eV) keeps its n_i low at higher temperatures, so it’s often used for high-temperature electronics, though it's harder to process than silicon.

Doping and Fermi Level Position

When you add donor (n-type) or acceptor (p-type) dopants, the Fermi level no longer sits near midgap. In n-type silicon, phosphorus adds electrons so E_F moves up, closer to the conduction band. The Fermi shift is kT ln(N_d/n_i): each 10× increase in doping gives you about a 60 mV step up at 300 K. If you go to heavy doping (N_d = 10¹⁹ cm⁻³), the Fermi level is so close to the conduction band (about 0.54 eV above E_i in silicon) that classical behavior starts to break down, and quantum (degenerate) effects become important.

The same rules apply for p-type, just mirrored toward the valence band. A key point for design: the Fermi level is always continuous at material junctions in equilibrium. This requirement causes band bending at junctions, sets up built-in potentials, and controls the energy barriers at contacts. For p-n junctions, diode characteristics, and FET thresholds, this continuity of E_F across regions is why doping control matters so much. Precise doping is what allows you to engineer fields and currents on small scales in modern devices.

Mass Action Law and Minority Carriers

The product np = n_i² always holds at thermal equilibrium. In a heavily n-type sample (say, n = 10¹⁷ cm⁻³), the hole concentration is p = (1.45×10¹⁰)²/10¹⁷ ≈ 2.1×10³ cm⁻³—a drop of about 14 orders of magnitude. This big difference between majority and minority carriers is why diodes rectify and bipolar transistors amplify. When you try to inject minority carriers across a junction, you’re working against a huge concentration ratio, which gives the classic exponential I-V device behavior.

If you’re working with bipolar transistors, you need to keep an eye on the minority carrier lifetime τ (typically a few microseconds in silicon); it limits diffusion length L = √(Dτ), with D the diffusion constant. For holes in n-type silicon, L ≈ 35 μm if τ = 1 μs and D ≈ 12 cm²/s. Choose a base region narrower than this if you want good current gain—if you make it too thick, your injected carriers just recombine. In solar cells, you want your thickness several times L so most photogenerated carriers can be collected before recombining. Under non-equilibrium (like bias or strong light), you get two separate “quasi-Fermi levels” for electrons and holes—a concept you’ll see in anything from solar cells to LEDs and bipolar junctions.

Worked Example: Silicon Solar Cell at Operating Temperature

Say you're designing a silicon solar cell running at 340 K (67°C) under concentrated sunlight, with a p-type base (N_a = 2.4×10¹⁶ cm⁻³) and n-type emitter (N_d = 8.2×10¹⁸ cm⁻³). Here’s how you might approach this with the right temperature corrections:

Given Data:

• T = 340 K
• E_g(Si) = 1.12 eV at 300 K, tempco -2.3×10⁻⁴ eV/K
• N_c(300 K) = 2.8×10¹⁹ cm⁻³, scales as T^3/2
• N_v(300 K) = 1.04×10¹⁹ cm⁻³, scales as T^3/2
• Base: N_a = 2.4×10¹⁶ cm⁻³
• Emitter: N_d = 8.2×10¹⁸ cm⁻³
• k = 8.617×10⁻⁵ eV/K

Solution steps:

(a) Intrinsic carrier concentration at 340 K: Adjust bandgap for temperature. E_g(340 K) = 1.12 - (2.3×10⁻⁴)(40) = 1.1108 eV. Correct N_c and N_v for T^3/2. Calculate n_i; result: n_i = 1.16×10¹¹ cm⁻³.

(b) Fermi levels for both regions: Use np = n_i², determine n for base: n = n_i²/N_a. Calculate E_F,base - E_i and E_F,emitter - E_i using kT ln(n/n_i).

(c) Built-in potential: Difference between emitter and base Fermi levels (relative to E_i) gives V_bi = 0.882 V here; you can also check this with the standard formula involving doping values.

(d) Maximum open-circuit voltage: This is limited by recombination and n_i increase at higher T. For a high excess carrier injection scenario, qV_oc ≈ 0.649 V, noticeably less than room temperature performance because n_i increases and E_g shrinks at higher temperatures. For concentrated photovoltaics, this drop with temperature can be a significant design constraint.

Applications Across Electronics

Fermi level control is a fundamental lever for tuning semiconductor behavior. In CMOS, the threshold voltage is set mostly by the difference between the gate material work function and the channel's Fermi level. In advanced FinFETs, the industry is moving away from heavy channel doping to keep performance more stable (since random dopant fluctuations become a problem at small scale). Devices like heterojunction solar cells are built by stacking materials with different bandgaps but precisely aligned Fermi levels, creating band offsets for more efficient carrier collection. Thermoelectric modules use p-type and n-type Fermi level differences to drive current from temperature—efficiency depends on how sharply the Fermi level changes with temperature (the Seebeck effect). Diode lasers and LEDs rely on controlled Fermi level splitting under bias. If you want more calculation tools, see the engineering calculator library.

Frequently Asked Questions

📹 Video Walkthrough — How to Use This Calculator

📹 Video Walkthrough — How to Use This Calculator